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ABSTRACT. An analysis has liwin carried out of the prohloin of an amplifier usinR 
two transistors in parallel. It has been shown .tluii the performance of the combination 
may be conveniently studied in terms of a single equivalent transistor whose parameters are 
related to those of the individual transistors in a simjile manner. Expressions have been 
deduced for the gain and the input and the output impedanei's of the parallel combination 
for all the three basic modes of operation viz., groimded base and groundetl emitter and 
grounded collector connection. Kesults of experiinents both for point conteel and for 
junction transistors are found (o be in good agreement with the results of the theoretical 
analysis.
I. I NT RODUCT I ON
One of the main drawbacks of transistors as a substitute for vacuum tube 
amplifier is the small amount of power it can handle. This drawback may be 
overcome to some extent by using two transistors in pushpull or in parallel arrange­
ment. The former may lie used where efficiency of operation is an important 
consideration and the latter when this is not so. Pushpull operation, involving 
the use of transformers, however, enhances the cost and reduces the compactness 
of the equipment. To obviate this, one may use a transistor of p-n-p type in 
conjunction with another of n-p-n type. But this makes the power supply system 
complicated. A reasonable efficiency combined with large power handling capa­
city may be achieved with transistors connected in parallel, and study of the 
performance of transistors so arranged is thus of practical importance. This study 
has been made for both point contact and junction transistors and an account of 
the results obtained is presented in the paper. In section 2 is given a general 
analysis of the problem of a grounded base amplifier using two transistors in paral­
lel and in section 3, a method by which the various working formulae for such an 
amplifier may be obtained by reducing the combination to a single equivalent 
transistor. This, is followed in section 4 by results of experiments which support 
tile theoretical deductions as given in section 3.
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2, A N A L Y S I S  O F  G R O U N D E D  B A S E  A M P L I F I E R  U S I N G  
T WO  T R A N S I S T O R S  I N  P A R A L L E L
The e(|uivalent circ uit of a single point contact or junction transistor amplifier 
for gT*oujult‘d  base operation is shown in figure 1. The symbols r^ , & r,. denote
respectively the emitter, base and collector resistances and ^  active element
intmdimed to take into account the current gain of the transistor. ^ «-^ d^ i,. 
represent the emitter and eollecdor currents respectively and and Rj; denote 
the source and load resistances respectively.
Fij^ . 1 : Showing the o(|.iivalent circuit of u 
groundo(i ba-Hc transistor oiuplifier.
Jt follows from figure I that foi* the case of a grounded base amplifier using 
two transistors in parallel, the equivalent circuit would take the form as shown 
in figure 2 . The various resistances and currents of the second transistor are 
denoted by primed symbols in order to emphasize that the two transistors may 
not always he of identical characteristics.
Fig. 2  : Showing the c(|uivalont circuit of a groundod base 
amplifier using two transistors in parallel.
Applying Kirchoff’s laws to the 4 meshes of figure 2 , the following equations 
are obtained :
4 " "F ]
Bs»if +  O.i,. +  (r'^  +  -f =  B;
(rh +  +  Bx)t, +  OS', +  RiS'^ =  0
0.1^  +  HiSf. +  (r'b +  ^'m)S\ +  (r'f, d- f ,  d" ()
(1)
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These equations may be solved by standard metho<ls. When tins is done, 
i'f, if and are found out to be given by:
i\ =  Ei[-rn{(r^ -^ R,Mr\^ +Mi^ ) f jBj t |
I 
I
'  r  —  E f l  —  R j /  l l > ' 2 1 + ' ‘ 2 l W l ( i ' ‘2 2 ' l  " V 2 i } J A j»
where A^= the cireuit determinant
(2)
-  -I(»’u»‘22-»'l2^2l)( '^u'’'22- '•'^ 2»•'2I)^  R u i ^ ' l / Z 2  - '’V ^ )
1'^  ll(''n^22 "^ 12^ 2l))l (2a)
and 1^1, r^ 2< i^2> '" in i2 open eireuit parameters of tlie transistors
defined by:
'11 '■12^0,:
r-ii r^i -  r,, \ r ,
r'u -- ‘ r'l,, r\.  ^ r',,
'■ '21 '■'1- > ''t2  - -  '■ '* i J
... (2b)
It is to he iKited that the al)ove Holutious are obtained thnni^li the assumption 
that Rs negligible—a condition which is always satistied by a practical transistor 
amplifier circuit.
From (2), we readily get, 
ill put impedam*e
r.^ gA' -j r'^ aA f t  r u)(r2.2 1 r 2^) (^ 12 i2)(^2id“^  21)^
where A -- rjpVi i^2'*2i "" '*'ii'*'22 - ^ 'v /n
The output impedance is given by the ratio of the voltage across the points 
A and B in figure 2 , to the sum i, 4 1/ with the generator K, shorl-c in uited. An 
analysis in exactly the same manner as carried out above gives
^ i i n  t
AA'
rijA'4  r ijA
The forward fiower gain (f> is now readily obtained as
^•lAA' + ii,dr„A'4 r'„A)
... (4 )
('»)
T H E  E 0  I ' I V A J. E N T T  K A N S I S T () K
Expressions for input and output impedances and gain of two transistors in 
parallel as deduced in the previous section may be easily obtained from the known
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equations for a single transistor by deriving a single hypothetical transistor whose 
parameters are equivalent to those of the combination . Parameters of this equi­
valent transistor may be found out by applying elementary matrix consideration 
to the eirotiit shov’n in figure 2.
The 4 -pole equations of a single transistor, taking R i =  0, are
Ei =
0 =  v.fjj
Hence the impedanee matrix is given by
... (6)
... (7 )
'21 '82
from vhich liy ini erst operations, the admittance matrix is obtained as
(8 )
L  A
'11
A J
where A = r„rj,—fjjrjj
Equation (8) suggests that when two transistors are connected in parallel, 
the admittance matrix of the combination would be
>'«J
1 Cj * 
A**’ A'
--
\A + A '
I ''ll 11 I
L  U ^ A '7  A +  A 'J
... (9 )
where the primed elements refer to the second transistor. By inverse operations, 
the impedance matrix corresponding to [F(,J is found out, which after a little 
simplification is given by:
L^ ol =
P * P
faiA'_+>''jiA ^2|A^+f^8iA
. P  P
( 10)
where P  = (10a)
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If now for the equivalent transistor, /ijj, and denote the open
circuit parameters given by
-^ 11 =  1^ 12 =  H/,,
^21 — ^>S —
where i2j, H,., R ,  and R ,„  arc the equivalent eireuil elenienl values, its impedance 
matrix would be given by the expression
L-^ 21 '^ 22 ,
[Ze„] -
Comparing equations (10) and (II), we obtain
R,,
( 11)
R .21 ■ "
P
r^iA'  ^ r j^'A
^  r,2A'+/,i,A 
P
If ( 1^ 2 A I
j, j
( 12)
from which the circuit element values are obtained as
R,. -jf - p  j
R, r,A'-fr,'A , R „ r„AM r„/A
(i:i)
To find out exprcHsions for tlie ijijiut and output imja'dances and ^ain for the 
throe inodes of o]>eration viz. grounded baso, groinidcd (unittor and groundod 
collector, a nitdhod suggested by Shekel (1952) is very hel])fnl.
In this method, the imjiedance matrix as given in (II) is first converted 
to its admittance matrix | given by
( 14)
A matrix [7 ®] called the “indefinite admittance matrix" is then formed such that 
the sum of the elements in any row or column is zero. Thus
r  -^ 22/^ 0
R J ^
vhere - Ri^Rzi
f‘22 R\i Rn~ R>p
A„ '  A, Ao
[F«] = R><i^ R n R z\~R u (15)
J?2i ~~^ -R22 Rvi~ R n J?1 j + -B22 12 T“ ^ 21)
Ao A« Ao
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From (15), the working equations for the different modes of operation are readily 
obtained by striking out eertain rows and columns as shown below.
Grounded base operation: When the base is grounded, the third row and the 
third column are struck out and we have.
i n j
-.jt,,
_^21 
— An
-^ 12 — 
Aq
^11 I
Ao. J
where the subKcript h refers to the grounded base mode of operation. The 
input impedance is then given by (Cxiacoletto, lOoS), taking the load 
resistance into consideration,
-Si(r„A'+r'iiA)+AA'
Similarly, otitput impedance
Z'out L AA'
'•ii^'+»-'iiA
and forward power gain
^  [ aA '+ ^ I ^ iA'-I r'jiA)]
It will be noticed that these results are identical with those given by equations 
(3 ), (4 ) and (5 ).
Grounded emitter operation : When the emitter is grounded, the first row 
and the first column of the matrix [Y^] ar(» struck out and then interchanging 
rows and columns, so that the new arrangement fits in with the grounded emitter 
circuit, we have,
I ■®11 +  -^ 22 (i^ i2~l ^2l)
Aft
R 'll
where the subscript e refers to the grounded emitter mode of operation. 
Hence, input impedance
(^ ll +  ^ 2 2 - ^ 1 2 - ^ 2 l ) ^ '  +  ( ^ n  +  ^ '2 2 - ^ \2 - ~ ^ '2 J ^
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output impedance
^out, =
AA'
and forward power gain
(^ 21 1^1 'l~(^  21“^  ^ll)^ l
L (rn^'+r,,'^)Rr;+^^' J
Grounded collector operation: When the collector is grounded, the second 
row and column of [ Y®] are struck out and interchange of rows and columns are 
made. This gives input impedance
2  ___________  ® / y ( ^ 2 2 ^  1 " ^  2 2 ^
'  ( ^ n + ' ^ 2 2 “ “ ^ 1 2  I I  \ ' * ' 22“ " ^ 1 2 “ “  ' * ' 21) ^ 4 “  A
output impedance
AA'
r^gA'+r'gsA
and forward power gain
where the subscript c refers to the grounded collector mode of operation.
4 . E X  P E R I M E N T  A i. O B N E R V A T  I () N S
Expressions for equivalent parameters, as derived in section 8, were verified 
by experimental observations under static conditions. Transistors used for this 
purpose were tlie following :
Point contact; Philips OC 50 and OC 51 .
Junction: Philips 0 0  70 and 0 0  71 .
For point contact devices, the two transistors were first connected in parallel 
in the grounded base mode. Biases were then applied and the following obser­
vations made :
(i) Variation of collector voltage and emitter voltage with collector current, 
keeping emitter currents and constant.
(ii) Variation of collector voltage and emitter voltage with emitter current, 
keeping collector currents i,. and i\. constant.
Slopes of the curves obtained from observations (i) and (ii) gave £^2 and 
and B21 and .8^ respectively. These 8-values and equation (26) were then utilised 
to compute the elements of the equivalent T-configuration of theparallel combina­
tion. Results thus obtained are recorded in row 3 , Table I.
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The two transistors were then isolated and observations (i) and (ii) repeated 
on each one of them separately, keeping the values of the parameters (v, v 
aiifl i\.) the same as those recorded when observations were made with the two 
transistors in parallel. These data and equation (26) gave the values of the ele­
ments of the equivalent T-configurations of the individual transistors. Results 
thus obtained are recorded in rows I and 2 , Table 1. Theoretical IJ-values for 
the parallel configuration were then computed from these results with the help 
of equation (13). The computed values are given in row 4 , Table I. These are 
found to be in close agreement with the experimental values obtained earlier.
TABLE I
Point contact transistors
Operating conditions : OC 50 : ^  =  1.5 ///^ /; i,, ^  —6 /m,
: OC 51 : i', =  0.6 i ' ,  - 2,3 /la.
Transistor umicn* ol)sor\^ation
J. O C r)0
2. ()Or>l
3 . OC r>() ^  o(^ r>i
(experimental)
4 . OC r>0 (Hr O C  51
(theoretical)
r e  ; ru : i T mu 0 ; U 1 il
(i2 97 1i :1 . 5 K 10.4  K
1)0 1 1471 5 .5  K
15.3  K
5(M) i :i5 . 4
j
i 1 9 K 0 .0  K
5 0 . S S5 2.1  K O. OK
For junction transistors, the type of measurement described above gives 
rise to some difficulties. For these, measurement of the so called hybrid parameters 
defined by the following 4 -pole equations is more convenient:
if, =  6-2x4,>-f*^'*22^ 2
where is an impedance, 622 an admittance and <fe fegi ratios.
Note : As in the case of point contact transistors, primed symbols, viz. 
h \y  6x2', 1^21^ otc. will be used here to denote the hybrid parameters of the 
other junction transistor and capital H letter symbols will be used to denote 
the hybrid^ parameters of the combination of the two transistors in parallel. 
Unlike the case of the point contact transistors, the two junction transistors 
were connected in parallel in the grounded emitter mode which was the usual 
mode of operation for such transistors and base currents ^  and i'l, flowing through 
the individual transistors at a particular collector voltage F,., say, were noted. 
The following observations were thereupon made :
(i) v a r ia tio n  o f  co lle cto r  curren t and base vo lta jje  w ith  co lle cto r  v o lta g e  
k e e p in g  b ase  cu rre n ts  i,, an d  i ', ,  co n stan t.
(ii) v a r ia tio n  o f  c o lle d  or current and base v o lta g e  w ith  base c u ire n t, k e e p ­
in g  co lle c to r  v o lta g e  (constant.
J?22 determ in ed  from  o b serva tio n s (i) and // i^ and //u from
o b s e rv a tio n s  (ii) b y  o b ta in in g  the sloyies o f  tb e  resp e ctive  (Mirves. T h ese resu lts  
w ere  th e n  u tilised  fo r o b ta in in g  th e  co n stan ts o f  th e  eijui va len t T -co n  figu ratio n  
fo r  th e  p a ra lle l co m b in atio n  o f  th e  tw o  tran sisto rs in th e  grou n d ed  b ase m ode 
o f  o p e ra tio n  b y  m eans o f  th e  fo llo w in g  (‘(m version  form u lae :
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R =  ^ ’2
^ 9.9
1
Pn- Hfi
„  (1-1 W21)// 01) R.
I (//j2 I Rii)
m
R e s u lts  th u s  o b ta in e d  are recorded  in row  3, T a b le  II .
T e s ts  s im ila r  to  th o se  en u m erated  in (i) and (ii) a b o v e  were ther(*after m ade 
o n  th e  in d iv id u a l tra n sisto rs  w ith  co lle cto r  v o lta g e  mai ntained at I and base 
(airrents eq u al to  if, and i'f, r e s p e d iv e ly . T h ese tests  y ield ed  /q,, 
e tc . from  w hich th e  e lem en ts o f  th e  T -e q u iv a le n t circuit o f  th e  in d iv id u a l ju n ctio n  
tra n sis to rs  w w e  d eterm in ed  wdth th e  aid  o f  exp ression s ( 10). T h ese are g iven  in 
row s 1 and  2, T a b le  I f .  T h e o re tica l R  v a lu es  for th e  yiarallel com h in atio n  w ere 
then  (o m p u te d  w ith  th e  h elp  o f  exp ression  ( 13) and  are recorded in row  
T a b le  I I .  R e su lts  are a ga in  foun d to  agree fa ir ly  well w ith  thosi^ o l)ta in ed  
e x p e rim e n ta lly .
T A B L E  IT
p-n -p J u n ctio n  tran sisto rs
O p e ra tin g  C o ix iit io n s  : O C  70 : 
: O C  71 : r , ,
- 2 v o lts , 
—2 v o lts ,
if, - -  - 
i'f , -
10//O
Transistor nndci mettsnromenl
il
rh
il
Tv
<)
Tino
1. OC 7U 50 450 2.05 M 2M
2. o r  71 2S.5 574 1.0.3 M 1 M1
3. OC 70 & 71 (cxporiiumtan 17 1 2S0 .03 M i .01 M
4. OC 70 & 71 (theoretical) IS 2SH j .70 l\f .07 M
5 . C ( ) N ( ^ L U 8 1 0 N
T h e  p ro b lem  o f  tw o  tra n sisto rs  co n n ecte d  in p a ra lle l m a y  be a n a ly se d  b y  
o rd in a ry  m eth o d  o f  cii’cu it a n a lysis . T h e  a n a ly s is  o f  th e  co m b in atio n  m a y  be
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further simplified by reducing it to a single equivalent transistor. The relations 
between the parameters of this hypothetical transistor and those of the two actual 
transistors ap})car in simple form and may be utilised for obtaining readily the 
expressions for input impedance, output impedance and power gain of parallel 
transistor amplifier working in any of the three basic modes viz. grounded base 
grounded emitter and grounded collector configuration. The analysis carried out 
is found to be essentially correct from the close agreement between some of the 
crucial theoretical results and those obtained from static experiments with both 
point contact and jutiction transistors.
Dynamic characteristics of the parallel combination under actual working 
condition are under investigation.
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